

Notice of References Cited			Application No. 09/089,666	Applicant(s) Yamamoto		
			Examiner Jonathan Hack	Group Art Unit 2812	Page 1 of 1	
U. S. PATENT DOCUMENTS						
	DOCUMENT NO.	DATE	NAME		CLASS	SUBCLASS
A	5,707,896	9-16-96 8	Chaing et al		-	-
B	5,665,646	9-3-95 1	Kitano		-	-
C	5,434,096	7-18-95	Chu et al		-	-
D	5,834,346	10-14-97 8	Sun et al		-	-
E	5,739,046	4-28-96 8	Lur et al		-	-
F	5,811,343	9-15-96 8	Wann et al		-	-
G	5,698,468	1-26-95 7	Kapoor		-	-
H	4,047,976	9-13-77	Bledsoe et al		-	-
I	5,185,294	2-9-93	Lam et al		-	-
J	5,380,677	1-10-95	Eakin		-	-
K						
L						
M						
FOREIGN PATENT DOCUMENTS						
	DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
N						
O						
P						
Q						
R						
S						
T						
NON-PATENT DOCUMENTS						
	DOCUMENT (Including Author, Title, Source, and Pertinent Pages)					DATE
U	Wolf, "Silicon processing for the VLSI Era Vol. 2, ppg144-147					1990
V						
W						
X						